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(57) ABSTRACT 
The present invention describes systems and methods to pro-
vide programmable analog classifiers. An exemplary embodi-
ment of the present invention provides an analog classifier 
circuit comprising a bump circuit enabled to store a template 
vector, wherein the template vector can model a probability 
distribution with exponential behavior. Furthermore, the 
bump circuit is enabled to generate an output corresponding 
to a comparison between an input vector received by the 
bump circuit and the template vector stored by the bump 
circuit. Additionally, the analog classifier circuit includes a 
variable gain amplifier in communication with the bump cir-
cuit, and the variable gain amplifier can be adjusted to modify 
the variance of the template vector. 
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START 
Stepl 105 
Storing a template vector in a bump circuit coupled to a variable gain 
amplifier. 
, ' 
Step 1110 
Programming the variance of the template vector 
by adjusting the variable gain amplifier. 
, ' 
Step 1115 
Receiving an input vector to the bump circuit. 
Step 1120 
Comparing the input vector to the template vector. 
Step 1125 
Generating an output from the bump circuit 
c01Tesponding to the comparison of the input 
vector and the template vector. 
, ' 
END 
U.S. Patent Apr.1, 2014 Sheet 12 of 17 
.. 1/ 
.. L"' 
.......... / 
N '(ft' 0 'l(l'I N 
cl .0 ~ q 
('l(ri) l(H>! 
.................................................... 
. . . 
N '<""'' C "<"'; <'ii 
.;::; 0 q q 
('!11l) U>D ! 
US 8,688,763 B2 
PICJ. 13)1_ 
fj]r.=======;---,-----,-------,--------r------,----, 
··e· o: = 0.22S84V 
O.G:5r ··~· <J_. = 0.253·5· 7V 
-~ ,.«-·a= 0.35'179V 
~ ll.6 ''·· o: = 0.539SSV 
:~ 
-~ 0.55 
.,., 
:Q, 
~ ll5 
80.45 
'"' t 
@ fJ.4 
Cl.. :~; 
O.J5 i:s· 0 
1 3 
.:":· 
.{> 
a 
.!)-
):;: 
.. ¢ . 
©' 
.. o· 
4 5 6 
Numb>!r of Bumps 
·:·: .. 
.. (• 
~ 
0 
7 8 
PICJ. 13<13 
160 
150 
140 
0.. 
e 
ii3Bll 
... c· 
·-· 
-~ 12ll 
::::l-. 
-
... 1'Hl ~ 
""' 
@ 
ll. 100 
:90 
sa~ ci D.25 O.J 0.35 0.4 
Extracted cr (V) 
oj 
11.45 0.5 ll.55 
~ 
00 
• 
~ 
~ 
~ 
~ 
= ~ 
~ 
:-: 
:-' 
N 
0 
.... 
.i;... 
1J1 
=-('D 
('D 
..... 
.... 
(.H 
0 
..... 
.... 
......:i 
d 
r.r;_ 
00 
°" 00 00 ~ 
0--, 
w 
= N 
E 
& 
ie::: 
t1:' 
Q 
> 
Piq. 14.Jl 
2.5 I 
~~~~*-~t~K~~%1*?<~~~$%¥t'%t<ill@ti:!N-~~ 
§:: 35 Seoc 1 
2 
~I I 
1.5 
U.5 
0 
!1 
f I 
.: I 
} : 
.f~V:ift 
I 
-0.~5 i} 5 Hl 15 20 
Time (µSe-c:) 
25 30 35 40 
Piq. 14<B 
40~~~~~~~~~~~~~~~~~~~~~~~~ 
38 
36 
1-) 
~ J4 
~ 31 § 
!-
~ JO 
i:: 
~ 2a 
"' ~
26 
24 
Q 
~tf42 
o .. 
¥·"' '•• .. · /
''•·.· ...... 
o:=t:U.5357 V 
0.44 D.46 
'i:] • ·o 
(~=0.5J996 v 
I iJ ' i::L 
IJ.48 0.5- 052 0.54 D.56 IJ.58 
P<lwer Constim;p:tion { mW ): 
~ 
00 
• 
~ 
~ 
~ 
~ 
= ~ 
~ 
:-: 
...... 
~ 
N 
0 
...... 
.i;... 
1J1 
=-('D 
('D 
...... 
...... 
.i;... 
0 
...... 
...... 
....:i 
d 
r.r;, 
00 
°" 00 00 ~ 
0--, 
w 
= N 
U.S. Patent Apr.1, 2014 Sheet 15 of 17 US 8,688,763 B2 
U.S. Patent Apr.1, 2014 
l 
I 
Sheet 16of17 
I 
I 
I 
, 
t 
US 8,688,763 B2 
~ 
cw 
> ~ 
Ill 
I.() 0 
cill. 
G.l 
IJ) 
Ci 
-.::!; u.. 
0 
M 
0 
N 
0 
PI(i. 11}l 
Pl(i. 11<13 
I I I I I ~-----------G-------------1 ~q ~ y$ ~ ~ '.';; """ - ... - "" '"" ,-~ . 
o:: : --'' ----v : ~ ": ':" "' " " " ':: ~ ? ? " ; ; ,, ' ~ " ;; ; ;; ; ~ 
0.8 
(IJ 
~ 
<( 
0 
0 
a:: 0.85 f-
""' - - -- - - -,o 
0.25 0.3 0.35 0.4 0.45 0 .. 5 0.55 
Extracted a (V) 
0.2 f- I I I I I I I 
(!). 
·-m a: 0.15 
Ii... 
0 
$;.. w 0.1 
~ (; ~ 0 - ,. ~. "' "' ·= '"* 
"' .05 _, ,, ~- - - - - - - "" 
w . ---·· ·······========~---· 
0 '!)-~-----~ $' 
I I I I 
0.25 0.3 0.35 0.4 0.45 0.5 0.55 
Extracted a (V) 
-
-
-
~ 
00 
• 
~ 
~ 
~ 
~ 
= ~ 
~ 
:-: 
.... 
~ 
N 
0 
.... 
.i;... 
1J1 
=-('D 
('D 
..... 
.... 
....:i 
0 
..... 
.... 
....:i 
d 
rJl. 
00 
°" 00 00 ~ 
0--, 
w 
= N 
US 8,688,763 B2 
1 
SYSTEMS AND METHODS FOR PROVIDING 
PROGRAMMABLE ANALOG CLASSIFIERS 
FIELD OF THE INVENTION 
2 
like a Gaussian function; therefore, this simple circuit can be 
used to approximate a Gaussian function. 
Although conventional RBF classifiers that implement a 
bump circuit to approximate the Gaussian function may work 
in certain limited applications, that are significantly inad-
equate in fully approximating the Gaussian function because 
these conventional classifiers cannot adjust the width of the 
transfer curve. Another drawback of these conventional 
devices is that they require extra hardware to store or to 
The present invention relates generally to systems and 
methods for providing analog classifiers and, more particu-
larly, to systems and methods for providing programmable 
analog classifiers. 
BACKGROUND OF THE INVENTION 
Moore's Law posits that the number of transistors that can 
10 periodically refresh template data when they are employed in 
a recognition system. In view of these drawbacks, conven-
tional analog classifiers are inaccurate and fail to provide 
statistic information that significantly reduces the amount of 
digital processing required. Most importantly, without the be inexpensively placed on an integrated circuit increases 
exponentially over time, doubling approximately every two 
years. Moore's Law was based upon an observation made by 
Intel co-founder Gordon E. Moore in a 1965 publication. This 
theory has held true for almost half a century of transistor 
technology development. This aggressive scaling of silicon 20 
technologies has led to transistors and many sensors becom-
ing faster and smaller. The trend toward integrating sensors, 
interface circuits, and microprocessors into a single package 
15 ability to approximate the variance of the Gaussian function, 
these conventional analog classifiers are insufficient. 
Therefore, it would be advantageous to provide an appara-
tus and method for efficiently and accurately classifying ana-
log signals. 
Additionally, it would be advantageous to provide an appa-
ratus and method to provide an analog classifier enabled to 
approximate the variance of the Gaussian function. 
or into a single chip is more and more prevalent. Although 
fabrication and packaging technologies enable an unprec-
edented number of components to be packed into a small 
volume, the accompanying power density can be higher than 
ever. This has become one of the bottle-neck factors in micro-
Additionally, it would be advantageous to provide an 
improved system and method for low power classification of 
25 analog data on the front end of a sensory device before digital 
processing is conducted. 
system development. Conventionally, all classification, deci-
sion-making, or, in a more general term, information refine- 30 
ment tasks are performed in an digital processor. 
For example, the typical conventional microsystem, 
receives analog inputs via sensors and passes the sensed sig-
nals to an analog to digital converter. Once the analog wave-
forms have been converted to digital signals, digital process- 35 
ing technology is then used to analyze the data, such as 
performing classification and data refinement. The analog-to-
digital conversion of a broad range of analog inputs and the 
processing of a broad spectrum of data results in a large 
amount of power consumption by the analog-to-digital con- 40 
verter and the digital processor. In many conventional Micro-
systems, the digital processor may spend valuable processing 
time computing largely irrelevant analog input data. 
If the information-refinement tasks could be performed in 
the analog domain with less power consumption, the specifi- 45 
cations for the analog-to-digital-converters, which are usu-
ally power-hungry, can be relaxed. In some cases, depending 
upon the accuracy of the information-refinement, analog-to-
digital conversion could be avoided altogether. Such systems 
could therefore significantly improve power efficiency over 50 
conventional systems. 
Radial basis functions ("RBF"s) are widely used as the 
similarity measures in many recognition and classification 
applications. To efficiently realize the Gaussian or Gaussian-
like radial basis functions in analog neural networks or clas- 55 
sifters, many analog RBF circuits have been utilized in the 
prior art. Among these previous works, the "bump" circuit in 
is the most classic because of its simplicity. The bump circuit 
is a small analog circuit for computing the similarity of two 
voltage inputs. The output current from the circuit becomes 60 
large when the two input voltages are close to each other and 
decreases exponentially when the input voltage difference 
increases. Thus, the output current from a bump circuit 
reaches a maximum value when the two input voltages are 
equal and the output current exponentially decreases when 65 
the voltage difference decreases. The transfer curve created 
by an analysis of the output current ofa bump circuit is shaped 
BRIEF SUMMARY OF THE INVENTION 
The present invention describes systems and methods to 
provide progranimable analog classifiers. An exemplary 
embodiment of the present invention provides an analog clas-
sifier circuit comprising a bump circuit enabled to store a 
template vector, wherein the template vector can model a 
probability distribution with exponential behavior. Further-
more, the bump circuit is enabled to generate an output cor-
responding to a comparison between an input vector received 
by the bump circuit and the template vector stored by the 
bump circuit. Additionally, the analog classifier circuit 
includes a variable gain amplifier in communication with the 
bump circuit, and the variable gain amplifier can be adjusted 
to modify the variance of the template vector. 
These and other objects, features and advantages of the 
present invention will become more apparent upon reading 
the following specification in conjunction with the accompa-
nying drawing figures. 
BRIEF DESCRIPTION OF THE FIGURES 
FIG. 1 provides a schematic of an analog classifier circuit 
100 in accordance with an exemplary embodiment of the 
present invention. 
FIGS. 2A and 2B provide two graphs of the various transfer 
characteristics of the VGA 110 of an analog classifier circuit 
100 in accordance with an exemplary embodiment of the 
present invention. 
FIGS. 3A-3F provide graphs of various responses of a 
vector quantizer system 200 in accordance with an exemplary 
embodiment of the present invention. 
FIG. 4 provides an illustration of vector quantizer system 
200 with cascaded analog classifier circuits 100 in accor-
dance with an exemplary embodiment of the present inven-
tion. 
FIGS. SA-B provide graphs of the measured results of a 
bivariate implementation of a vector quantizer system 200 in 
accordance with an exemplary embodiment of the present 
invention. 
US 8,688,763 B2 
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FIG. 6 provides a block diagram of the front-end for a 
speech recognition device, which includes a vector quantizer 
system 200 in accordance with an exemplary embodiment of 
the present invention. 
FIG. 7 provides a block diagram of the vector quantizer 
system 200 in accordance with an exemplary embodiment of 
the present invention. 
FIG. 8 provides a schematic of the vector quantizer system 
200 in accordance with an exemplary embodiment of the 
present invention. 
FIG. 9A provides a schematic of an FG-pFET & Mirror 
block 905 and a portion of a bump circuit 120 in accordance 
with an exemplary embodiment of the present invention. 
FIG. 9B provides a schematic of two Winner-Take-All 
(WTA) cells 910 in accordance with an exemplary embodi-
ment of the present invention. 
FIG. 10 provides a block diagram of a vector quantizer 
system 200 in accordance with an exemplary embodiment of 
the present invention. 
FIG. 11 provides a block diagram of a method of informa-
tion classification 1100 in accordance with an exemplary 
embodiment of the present invention. 
FIG. 12 provides graphs of the configurable classification 
results of a vector quantizer system 200 in accordance with an 
exemplary embodiment of the present invention. 
FIGS. 13A-B provide graphs of the power consumption of 
a vector quantizer system 200 in accordance with an exem-
plary embodiment of the present invention. 
4 
stored by the bump circuit. Additionally, the analog classifier 
circuit includes a variable gain amplifier in communication 
with the bump circuit, and the variable gain amplifier can be 
adjusted to modify the variance of the template vector. 
One of the significant advantages provided by an analog 
classifier circuit in accordance with the present invention is 
the ability to independently tune both and the center and the 
width of the transfer curve of the analog classifier circuit. For 
example, and not limitation, the analog classifier circuit pro-
10 vided in accordance with an exemplary embodiment of the 
present invention can therefore be used to implement adaptive 
learning algorithms with both an adaptive mean (the center of 
the transfer curve) and an adaptive variance (the width of the 
transfer curve). More particular, the height, the width, and 
15 center of the transfer curve, which represent the maximum 
likelihood, the variance, and the mean of a template distribu-
tion respectively, of an analog classifier circuit in accordance 
with an exemplary embodiment of the present invention, can 
be independently progranimed. It is the ability to program 
20 these parameters in an exemplary embodiment of analog clas-
sifier that enables the classifier to fit into different scenarios 
with the full use of statistical information up to the second 
moment. In an exemplary embodiment of the present inven-
tion, numerous analog classifier circuits can be configured in 
25 a vector quantizer system to implement a multivariate prob-
ability distribution function with a diagonal covariance 
matrix. In an exemplary embodiment, the probability distri-
bution with exponential behavior can be a Gaussian or normal 
FIGS. 14A-B provide graphs of transient response and the 
power consumption of a vector quantizer system 200 in 30 
accordance with an exemplary embodiment of the present 
distribution. Those of skill in the art will appreciate that 
reference to a probability distribution with exponential 
behavior herein can be a Gaussian distribution or other suit-
invention. able continuous probability distribution. Moreover, this 
exemplary embodiment of the vector quantizer system can be 
configured to provide a highly compact and power-efficient 
FIG. 15 provides a graph of the distribution of two analog 
classifier circuits 100 used to evaluate the classifier perfor-
mance. 35 programmable analog radial basis function ("RBF") based 
classifier. FIG. 16 provides a graph of the receiver operator charac-
teristic curve of the Gaussian fits (shown as squares in FIG. 
16), the output currents of the two-dimensional analog clas-
sifier circuits 100 (shown as circles in FIG. 16), and the WTA 
cell output voltages (shown as triangles and diamonds in FIG. 40 
16) with the extracted standard deviation of 0.55V in an 
exemplary embodiment of the vector quantizer system 200. 
FIG. 1 provides a schematic of an analog classifier circuit 
100 in accordance with an exemplary embodiment of the 
present invention. In the exemplary embodiment depicted in 
FIG. 1, the analog classifier circuit 100 includes an inverse 
generation block 105, a fully-differential variable gain ampli-
fier (VGA) 110, and a bump circuit 120. Those of skill in the 
art will appreciate that the analog classifier circuit 100 can be 
a fundamental component of a larger quantizer system; thus 
FIGS.17A-B provide graphs of effects of the widths of the 
analog classifier circuits 100 in accordance with an exem-
plary embodiment of the present invention. 
DETAILED DESCRIPTION OF PREFERRED 
EMBODIMENTS 
45 multiple analog classifier circuits 100 can be configured, 
along with other components, to create an exemplary embodi-
ment of a vector quantizer system in accordance with the 
present invention. Furthermore, those of skill in the art will 
appreciate that the analog classifier circuit 100 shown in FIG. 
50 1 is merely a representative architecture and that many suit-
able architectures are possible without detracting from the 
scope of the invention. For example, and not limitation, when 
the analog classifier circuit 100 is implemented along with 
other analog classifier circuits 100 in an vector quantizer 
The present invention addresses the deficiencies in the 
prior art concerning the inability of analog classifiers to effi-
ciently and accurately classify information. Significantly, the 
present invention provides methods and apparatus for provid-
ing efficient and effective analog classifiers. An analog clas-
sifier system provided in accordance with the present inven-
tion is enabled to efficiently classify incoming analog 
information with a significant level of precision. Additionally, 
the present invention overcomes the drawbacks of the con-
ventional methods and systems in the prior art and provides 
systems and methods enabled to program analog classifiers. 60 
55 system, some of the components, such as the inverse genera-
tion block 105, can be shared by more than one analog clas-
sifier circuit 100. Therefore, the schematic of the analog 
classifier circuit 100 showninFIG.1 can be modified accord-
In an exemplary embodiment, the present invention pro-
vides an analog classifier circuit comprising a bump circuit 
enabled to store a template vector, wherein the template vec-
tor can model a probability distribution with exponential 
behavior. Furthermore, the bump circuit is enabled to gener- 65 
ate an output corresponding to a comparison between an input 
vector received by the bump circuit and the template vector 
ing to various implementation characteristics without detract-
ing from the functionality of the analog classifier circuit 100. 
In an exemplary embodiment, the inverse generation block 
can provide complementary input voltages to the VGA 110, 
so that the floating-gate common mode voltage of M21 and 
M22, as well as the outputs of VGA 110, are independent of 
input signal common-mode level. The inverse generation 
block 105 in an exemplary embodiment, can be composed of 
two floating-gate summing amplifiers that generate comple-
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mentary input voltages. For example, and not limitation, ifthe 
charges M13 and M14 are matched and the transistors are in the 
saturation region, the following equality is true: 
6 
exemplary embodiment, the analog classifier circuit 100 can 
learn the template information that is appropriate for a given 
classification application. In one embodiment, the analog 
classifier circuit 100 can be configured to modify the template 
vector based upon the input vector. For example, and not 
limitation, in many implementations the characteristics of the 
input vectors to be received will be unknown; thus, it will be 
difficult for the 
Where v canst is only dependent on the bias voltage, vb' and 
the charges M 13 and Mw In an exemplary embodiment, the 
outputs of the summing amplifiers of the inverse generation 
block 105, are fed to floating-gate transistors in the VGA 110 
to make the outputs of the VGA 110 independent of the input 10 
common-mode signals. In an exemplary embodiment, the 
operation of the inverse generation block 105 on the floating 
gate voltages on M21 and M22 shown in FIG. 1 can be 
FIGS. 2A and 2B provide two graphs of the various transfer 
characteristics of the VGA 110 of an analog classifier circuit 
100 in accordance with an exemplary embodiment of the 
present invention. Several pairs of transfer curves corre-
sponding to different amounts of charge on the floating gates 
of the VGA 110 are measured and are shown in FIGS. 2A and 
expressed as follows: 
1 Q11 
Vfg,21 = 2 (Vinl + Vconst - Vin2) + Cr 
1 
= 2.6.Vin + VQ·com + VQ·dm 
1 Q12 
Vfg,22 = 2 (.6. Vin2 + Vconst - Vini) + Cr 
1 1 
= -;;:Ll. Vin+ VQ·cm - 2 VQ·dm• 
where V,n =V,n1 -V,n2, Q21 and Q22 are the amounts of charge 
on M21 and M22 respectively, CT is the total capacitance seen 
from a floating gate, and 
Thus, in an exemplary embodiment the two floating-gate 
voltages are not dependent on the input signal common-mode 
level. The variable gain of the VGA 110 is derived from the 
nonlinearity of the transfer function from the floating gate 
voltage, vfg21 (or vfg22), to the diode-connected voltage, v 1 
(orV2). 
15 2B. FIG. 2A provides a graph of the effect of the common-
mode charge on M21 and M22 . As shown in FIG. 2A, the 
slopes at the intersection point are dependent on the common-
mode charge while the value of li. V,n at the intersection is not 
dependent on the common-mode charge. Therefore, in an 
20 exemplary embodiment of the analog classifier circuit 100, 
the common-mode charge can be programmed to tune the 
width of the bell-shaped transfer characteristics without 
affecting the center. FIG. 2B provides a graph of the effect of 
the differential charge on M21 and M22 . As shown in FIG. 2B, 
25 the value of li. v,n at the intersection point is dependent upon 
the differential charge but the slopes at the intersection are 
invariant. Therefore, in an exemplary embodiment of the 
analog classifier circuit 100, the center of the transfer function 
can be tuned without altering the width by programming the 
30 differential charge. 
FIGS. 3A-3F provide graphs of various responses of a 
vector quantizer system 200 in accordance with an exemplary 
embodiment of the present invention. In an exemplary 
embodiment, the vector quantizer system 200 can consist of a 
35 16x 16 array of analog classifier circuits 100 configured on a 
single chip and fabricated in a 0.5 µm CMOS process. For this 
exemplary embodiment of vector quantizer system 200, the 
common mode charge of the bump circuit 120 is programmed 
to several levels and the measured results can be compared to 
40 the corresponding Gaussian fits. FIG. 3A illustrates a com-
parison of the measured transfer curves from an exemplary 
embodiment of the vector quantizer system 200 (in circles) 
and the corresponding Gaussian fits (dashed lines). FIG. 3B 
provides a graph of the relation between the common-mode In an exemplary embodiment of the analog classifier circuit 
100, the height of the bell-shaped transfer curve is set by the 
tail current, 16 , of the bump circuit 120. Additionally, in an 
exemplary embodiment of the analog classifier circuit 100 the 
magnitude of the VGA gain decreases exponentially with the 
common-mode charge on M21 and M22 and the bell-shaped 
transfer curve increases exponentially. In an exemplary 
embodiment, the differential charge on M21 and M22 can be 
programmed to vary the center (or mean) of the bell-shaped 
transfer curve. Additionally, in an exemplary embodiment, 
the common-mode charge can be programmed to vary the 
width (or variance) of the bell-shaped transfer. The ability to 55 
independently tune both the center and the width of the trans-
45 charge related voltage (li. V Qcm (V)) and the extracted stan-
dard deviation of an exemplary embodiment of the vector 
quantizer system 200. In an exemplary embodiment, the 
minimum standard deviation of an analog classifier circuit 
100 is 40 mV. For example, and not limitation, in an exem-
50 plary embodiment two diode-connected NMOS transistors 
can be used to load the VGA 110 of an analog classifier circuit 
100 to reduce the minimum achievable width of the transfer 
curve. 
In an exemplary embodiment, the vector quantizer system 
200, consisting of a 16x16 array of analog classifier circuits 
100, can undergo a characterization process in which the 
analog classifier circuits 100 are precisely programmed to 
have linearly variant widths. FIG. 3C provides a graph of the 
resulting response characteristics of the 16 different analog 
classifier circuits 100 programmed in the vector quantizer 
system 200 in an exemplary embodiment. FIG. 3D illustrates 
the programming accuracy of the array of different analog 
classifier circuits 100 in same template of the exemplary 
embodiment of the vector quantizer system 200. More par-
fer curve of the analog classifier circuit 100 provides one of 
the significant advantages of an exemplary embodiment of 
the present invention. As the pair of floating gate transistors of 
the exemplary embodiment of the analog classifier circuit 100 60 
shown in FIG. 1 store the template vectors used in classifica-
tion, the analog classifier circuit 100 can therefore be used to 
implement adaptive learning algorithms with both an adap-
tive mean (the center of the transfer curve) and an adaptive 
variance (the width of the transfer curve). 65 ticularly, FIG. 3D illustrates that the offsets (graphed in 
circles) of the analog classifier circuits 100 in this exemplary 
embodiment are within 26 m V. FIG. 3E provides an illustra-
In an exemplary embodiment analog classifier circuit 100 
can be configured to perform unsupervised learning. In this 
US 8,688,763 B2 
7 
ti on of the measured standard deviations from the exemplary 
embodiment of the vector quantizer system 200 in compari-
son to the target values. As illustrated in FIG. 3E, the mea-
sured standard deviations provide a reasonably strict correla-
tion to the target values. FIG. 3F provides an illustration of the 
errors of the extracted standard deviations shown in FIG. 3E. 
FIG. 3F illustrates that the standard deviation errors for the 
programmed exemplary embodiment of the vector quantizer 
system 200 are less than 5%. 
FIG. 4 provides an illustration of vector quantizer system 
200 with cascaded analog classifier circuits 100 in accor-
dance with an exemplary embodiment of the present inven-
tion. One significant advantage provided an exemplary 
embodiment of the vector quantizer system 200 enabled by 
the present invention is that a multivariate probability distri-
bution function with a diagonal covariance matrix can be 
approximately realized by cascading the bump circuits, such 
8 
analog classifier circuits 100 are currents that can be summed 
up easily without consuming complicated hardware and 
power. 
FIGS. SA-B provide graphs of the measured results of a 
bivariate implementation of a vector quantizer system 200 in 
accordance with an exemplary embodiment of the present 
invention. In an exemplary embodiment, vector quantizer 
system 200 contains an array of 16 analog classifier circuits 
100 and any two the 16 bump circuits of the analog classifier 
10 
circuits 100 can be swept in a 2-D space while others remain 
constant to visualize the resulting bivariate distribution in a 
3-D plot. FIG. SA provides a 3-D plot measured by sweeping 
the first and 16th bump circuits of the analog classifier circuit 
15 100 of an exemplary embodiment of the vector quantizer 
system 200. FIG. SB provides a 3-D plot measured by sweep-
ing the 15th and 16th bump circuits of the analog classifier 
circuit 100 of an exemplary embodiment of the vector quan-
as 40S and 410, of the analog classifier circuits 100 of the 
vector quantizer system 200. For example, and not limitation, 20 
a bivariate Gaussian function can be expressed and approxi-
mated as: 
tizer system 200. 
FIG. 6 provides a block diagram of the front-end for a 
speech recognition device, which includes a vector quantizer 
system 200 in accordance with an exemplary embodiment of 
the present invention. In an exemplary embodiment, a vector 
quantizer system 200 can be configured to provide an analog 
f(!:.x, Ll.y) = 
wherel6 is the input tail current of the first stage, li. Vxandli.VY 
are the input signal of the first and second stages respectively, 
~x and ~Y are the values of the VGA gain. As shown in the 
exemplary embodiment depicted in FIG. 4, the output current 
of the bump circuit 40S of a first analog classifier circuit 100 
can be fed into the input of the bump circuit 410 a second 
analog classifier circuit 100. More particularly, in the exem-
plary embodiment depicted in FIG. 4, the first stage output 
current of bump circuit 40S is converted to a voltage by 
diode-connected transistor M37. In this exemplary embodi-
ment, the output voltage can be fed to a tail transistor, M30 , in 
the second bump circuit 410. In this configuration, the maxi-
mum value of the output current is set by the first stage tail 
current, lb. The feature dimension in an exemplary embodi-
ment can be increased by cascading more floating-gate bump 
circuits. 
In an exemplary embodiment vector quantizer system 200 
can be configured to perform unsupervised learning. In this 
exemplary embodiment, the vector quantizer system 200 can 
learn the template information that is appropriate for each 
template vector for each analog classifier circuit 100 for a 
given classification application. In one embodiment, the vec-
tor quantizer system 200 can be configured to modify the 
template vector based upon the input vectors received by the 
vector quantizer system 200. 
The vector quantizer system 200 can be configured in an 
exemplary embodiment to perform various classification 
algorithms. For example, and not limitation, the vector quan-
tizer system 200 can be configured to perform a Gaussian 
Mixture Model (GMM) algorithm or other classification 
algorithm. In an exemplary embodiment, the vector quantizer 
system 200 is an ideal solution because the outputs of the 
25 Radial Basis Function (RBF) classifier. As shown in FIG. 6, 
the front-end of a speech recognition device can be config-
ured to include a microphone 60S, an analog cepstrum gen-
erator 610, an analog RBF classifier 61S, a continuous time 
Hidden Markov Model (HMM) block, built from program-
30 mable analog waveguide stages, and Winner Take All (WTA) 
circuit 620. Thereby, in the exemplary embodiment depicted 
in FIG. 6, input from the microphone 60S can be processed 
and classified before being input into the digital signal pro-
cessing logic 62S. By relying upon the exemplary embodi-
35 ment of the analog RBF classifier 61S enabled by the present 
invention to perform analog signal processing in the front-
end, the computational load of the subsequent digital signal 
processing logic 62S can be reduced. Additionally, in an 
exemplary embodiment, the required specification of the ana-
40 log-to-digital converters can be relaxed in terms of speed, 
accuracy, or both. As a result the entire system can be more 
power efficient. 
FIG. 7 provides a block diagram of the vector quantizer 
system 200 in accordance with an exemplary embodiment of 
45 the present invention. As shown in the block diagram of FIG. 
7, the vector quantizer system 200 can be configured to con-
tain an array of analog classifier circuits 100 which are con-
nected to a Winner-Take-All circuit. In an exemplary embodi-
ment, of the vector quantizer system 200, the Winner-Take-
50 All circuit can compare the output currents of the numerous 
analog classifier circuits 100 and determine the winning tem-
plate. 
FIG. 8 provides a schematic of the vector quantizer system 
200 in accordance with an exemplary embodiment of the 
55 present invention. The exemplary embodiment of the vector 
quantizer system 200 depicted in FIG. 8 includes a plurality 
of multiplexers 80S. FIG. 8 provides a detailed view of the 
layout of an exemplary embodiment of the multiplexer 80S. 
The inclusion of a plurality of multiplexers 80S into the vector 
60 quantizer system 200 enables the analog classifier circuits 
100 to be switched between an operation mode and a pro-
gramming mode. For example, and not limitation, when the 
multiplexer 80S is set to a value of"1," the associated analog 
classifier circuit 100 can be in the prograniming mode and 
65 when the multiplexer 80S is set to a value of"O," the associ-
ated analog classifier circuit 100 can be in the operating 
mode. 
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As illustrated in the exemplary embodiment shown in FIG. 
8, the vector quantizer system 200 can be configured such that 
the inverse generation block 105 can be shared by bump 
circuits 120 located in the same colunm of an array of the 
vector quantizer system 200. Those of skill in the art will 
appreciate that there are a variety of different configurations 
for the analog classifier circuits 100 of the vector quantizer 
system 200 and thus the components, such as the inverse 
generation block 105 and multiplexer 805, can vary according 
to the desired configuration. In the exemplary embodiment 
depicted in FIG. 8, the number of inverse generations blocks 
105 in the vector quantizer system 200 can be equivalent to 
the feature space dimensions. In the exemplary embodiment 
shown in FIG. 8, the vector quantizer system 200 can also 
include a bias generation circuit 810. In the exemplary 
embodiment shown in FIG. 8, the vector quantizer system 
200 only requires one bias generation circuit 810. Those of 
skill in the art will appreciate that the scalability of the analog 
classifier circuits 100 used in the vector quantizer system 200 
provides numerous advantages relating to compactness of the 
device and power efficiencies. 
FIG. 9A provides a schematic of an FG-pFET & Mirror 
block 905 and a portion of a bump circuit 120 in accordance 
with an exemplary embodiment of the present invention. In an 
exemplary embodiment of the bump circuit 120, the tail cur-
rent of the preceding bump circuit sets the maximum likeli-
hood for the bump circuit. Therefore, in certain embodiment 
a FG-pFET & Mirror block 905 is configured before the first 
bump circuit 120 in a row of an array of bump circuits 120 in 
a vector quantizer system 200. Thus, in an exemplary embodi-
ment, the FG-pFET & Mirror block 905 can be used to control 
the maximum likelihood of each template in the vector quan-
tizer system 200. 
FIG. 9B provides a schematic of two Winner-Take-All 
(WTA) cells 910 in accordance with an exemplary embodi-
ment of the present invention. In an exemplary embodiment 
of the present invention, the vector quantizer system 200 can 
10 
In an exemplary embodiment of the vector quantizer sys-
tem 200 can be configured such that the programming over-
head circuitries are at the peripheries of the array of analog 
classifier circuits 100. Therefore, in an exemplary embodi-
ment, the vector quantizer system 200 can easily scaled up, 
while maintaining a reasonably high degree of compactness. 
FIG. 11 provides a block diagram of a method of informa-
tion classification 1100 in accordance with an exemplary 
embodiment of the present invention. In an exemplary 
10 embodiment, step one 1105 of the method of information 
classification 1100 involves storing a template vector in a 
bump circuit coupled to a variable gain amplifier. Step two 
110 involves programming the variance of the template vec-
tor by adjusting the variable gain amplifier. Additionally, step 
15 three 1115 involves receiving an input vector to the bump 
circuit and step four 1120 compares the input vector to the 
template vector. Once the comparison is made, step five 1125 
involves generating an output from the bump circuit corre-
sponding to the comparison of the input vector and the tem-
20 plate vector. 
In an exemplary embodiment of the method ofinformation 
classification 1100, the output from the bump circuit can be at 
least partially dependent upon the difference in the variance 
of the input vector and the variance of the template vector. 
25 Furthermore, in an exemplary embodiment of the method of 
information classification 1100, the output from the bump 
circuit can be at least partially dependent upon the difference 
in the mean of the input vector and the mean of the template 
vector. Additionally, in an exemplary embodiment of the 
30 method of information classification 1100, the output from 
the bump circuit can be at least partially dependent upon the 
difference in the maximum likelihood of the input vector and 
the maximum likelihood of the template vector. In alternative 
embodiment of the method of information classification 
35 1100, the method 1100 further includes the steps of perform-
ing unsupervised learning to determine the appropriate tem-
plate vector based on the input vector and adjusting the vari-
ance of the template vector based upon the unsupervised 
be configured such that the last bump circuit 120 in a row of 
the array of the vector quantizer system 200 can provide an 40 
input to a WTA cell 910. In some implementations of the 
vector quantizer system 200, the WTA cell 910 can be con-
figured such that the output voltage of the winning cell is high 
learning. 
FIG. 12 provides graphs of the configurable classification 
results of a vector quantizer system 200 in accordance with an 
exemplary embodiment of the present invention. The graphs 
shown in FIG. 12 illustrate the use of four templates in an 
exemplary embodiment of the vector quantizer system 200 to indicate the best matching template. 
FIG. 10 provides a block diagram of a vector quantizer 
system 200 in accordance with an exemplary embodiment of 
the present invention. The architecture of the exemplary 
embodiment of the vector quantizer system 200 shown in 
FIG. 10 creates a dimensional array of analog classifier cir-
cuits 100. As shown in the insert schematic drawing for the 
analog classifier circuits 100, the analog classifier circuits 100 
of the exemplary embodiment shown in FIG. 10 can be con-
figured with a bump circuit 120 and a VGA 110, and config-
ured to share an inverse generation block 105 at the top of 
each column. Furthermore, as showninFIG.10, anFG-pFET 
& Mirror block 905 can be configured at the beginning of 
each row of the array of analog classifier circuits 100 to 
control the maximum likelihood of each template in the vec-
45 and the reconfigurability of the analog classifier circuits 100 
in the vector quantizer system 200. The four bell graphs 
represent the four bell shaped output currents that approxi-
mate the bivariate Gaussian likelihood functions of four tem-
plates. The thick solid liens at the bottom of the graph indicate 
50 the boundaries determined by the WTA cell outputs of the 
exemplary embodiment of the vector quantizer system 200. 
FIGS. 13A-B provide graphs of the power consumption of 
a vector quantizer system 200 in accordance with an exem-
plary embodiment of the present invention. FIG. 13A illus-
55 trates the average power consumption versus the number of 
activated analog classifier circuits 100 in an exemplary 
embodiment of the vector quantizer system 200. The slope of 
the curve in FIG. 13A indicates the average power consump-
tion per analog classifier circuit 100 for a specific value of the tor quantizer system 200. Furthermore, the exemplary 
embodiment of the vector quantizer system 200 can include a 
bias generation circuit 810 at the top of the array. Addition-
ally, WTA cells 910 can be configured to receive input from 
the last bump circuit 120 in each array of the vector quantizer 
system 200. In the exemplary embodiment of the vector quan-
tizer system 200, the WTA cell 910 with the best-matching 65 
template can be configured to output that template to the 
downstream digital signal processing logic. 
60 width. FIG. 13B illustrates the average power consumption 
versus the standard deviation. As shown in FIG. 13B, greater 
variance in the Gaussian distribution approximated by a par-
ticular analog classifier circuit 100 results in greater power 
consumption. 
FIGS. 14A-B provide graphs of transient response and the 
power consumption of a vector quantizer system 200 in 
accordance with an exemplary embodiment of the present 
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invention. FIG. 14A illustrates the transient response of an 
exemplary embodiment of the vector quantizer system 200. 
FIG. 14B illustrates the response time versus power con-
sumption of an exemplary embodiment of the vector quan-
tizer system 200. 
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6. The analog classifier circuit of claim 1, wherein the 
analog classifier circuit is enabled to perform unsupervised 
learning to determine the appropriate template vector based 
on the input vector. 
7. The analog classifier circuit of claim 1, further compris-
ing an inverse generation block enabled to generate the output 
independent of a common-mode level of the input vector. 
FIG. 15 provides a graph of the distribution of two analog 
classifier circuits 100 used to evaluate the classifier perfor-
mance. For the graph shown in FIG. 15, two separate analog 
classifier circuits 100 were programmed to have the same 
variance with a separation of 1.2V. 
8. The analog classifier circuit of claim 7, wherein the 
inverse generation block is comprised of a pair of floating-
10 gate summing amplifiers enabled to generate complementary 
input voltages. FIG. 16 provides a graph of the receiver operator charac-
teristic curve of the Gaussian fits (shown as squares in FIG. 
16), the output currents of the two-dimensional analog clas-
sifier circuits 100 (shown as circles in FIG. 16), and the WTA 15 
cell output voltages (shown as triangles and diamonds in FIG. 
16) with the extracted standard deviation of 0.55V in an 
exemplary embodiment of the vector quantizer system 200. 
FIGS.17A-B provide graphs of effects of the widths of the 
analog classifier circuits 100 in accordance with an exem- 20 
plary embodiment of the present invention. FIG. 17 A illus-
trates the effect of the width of the template vector of the 
analog classifier circuit 100 on the receiver operator charac-
teristics. FIG. 17B illustrates the effect of the width of the 
template vector of the analog classifier circuit 100 on the 25 
equal error rate performance. 
While the invention has been disclosed in its preferred 
forms, it will be apparent to those skilled in the art that many 
modifications, additions, and deletions can be made therein 
without departing from the spirit and scope of the invention 30 
and its equivalents as set forth in the following claims. 
9. The analog classifier circuit of claim 1, wherein the 
output is delivered to a winner-take-all circuit. 
10. A vector quantizer system comprising: 
a cascaded plurality of analog classifier circuits each com-
prising: 
a bump circuit enabled to store a template vector, 
wherein the template vector can model a probability 
distribution with exponential behavior; 
the bump circuit enabled to generate an output corre-
sponding to a comparison between an input vector 
received by the bump circuit and the template vector 
stored by the bump circuit; 
a pair of variable gain amplifiers in communication with 
the bump circuit wherein gain of the pair of variable 
gain amplifiers can be adjusted to modify the variance 
of the template vector; and 
an inverse generation block comprising at least two 
floating gate s=ing amplifiers for receiving an 
input vector and providing input voltages to the pair of 
variable gain amplifiers; 
wherein an output of at least one bump circuit is tied to 
a bias input of a subsequent stage bump circuit. 
What is claimed is: 
1. An analog classifier circuit comprising: 
a cascaded plurality of bump circuits each enabled to store 
a template vector, wherein the template vector can 
model a probability distribution with exponential behav-
10r; 
11. The vector quantizer system of claim 10, wherein the 
35 common mode charge of the pair of variable gain amplifiers 
can be adjusted to modify the variance of the template vector 
of the analog classifier circuit. 
each bump circuit is enabled to generate an output corre-
sponding to a comparison between an input vector 
received by each bump circuit and the template vector 
stored by each bump circuit; 
a pair of variable gain amplifiers in communication with 
each bump circuit, wherein gain of the pair of variable 
gain amplifiers can be adjusted to modify the variance of 
the template vector circuit; and 
an inverse generation block comprising at least two float-
ing gate summing amplifiers for receiving an input vec-
tor and providing input voltages to the pair of variable 
gain amplifiers; 
wherein an output of at least one bump circuit is tied to a 
bias input of a subsequent stage bump circuit. 
12. The vector quantizer system of claim 11, wherein the 
adjustment of the common mode charge of the pair of variable 
40 gain amplifiers modifies the width of the transfer curve asso-
ciated with the template vector of one of the plurality of 
analog classifier circuits. 
13. The vector quantizer system of claim 10, wherein the 
vector quantizer system can implement a Gaussian Mixture 
45 Model algorithm, a support vector machine algorithm, or a 
radial-basis function based algorithm. 
14. The vector quantizer system of claim 13, wherein the 
vector quantizer system can perform unsupervised learning to 
determine the appropriate template vector for each one of the 
50 plurality of analog classifier circuits based on the input vector. 
15. A method ofinformation classification, comprising the 
steps of: 
2. The analog classifier circuit of claim 1, wherein the 
common mode charge of the pair of variable gain amplifiers 55 
can be adjusted to modify the variance of the template vector. 
storing a template vector in each of a cascaded plurality of 
bump circuits, wherein the bump circuits are each 
coupled to a pair of variable gain amplifiers, the pair of 
variable gain amplifiers are coupled to an inverse gen-
3. The analog classifier circuit of claim 2, wherein the 
adjustment of the common mode charge of the pair of variable 
gain amplifiers modifies the width of the transfer curve asso-
ciated with the template vector. 
4. The analog classifier circuit of claim 1, wherein the 
differential charge of the pair of variable gain amplifiers can 
be adjusted to modify mean of the template vector. 
60 
5. The analog classifier circuit of claim 4, wherein the 
adjustment of the differential charge of the pair of variable 65 
gain amplifiers modifies the center of the transfer curve asso-
ciated with the template vector. 
eration block comprising at least two floating gate sum-
ming amplifiers for receiving an input vector and for 
providing input voltages to the pair of variable gain 
amplifiers; 
programming the variance of the template vectors by 
adjusting the pair of variable gain amplifiers; 
receiving a plurality of input vectors to the cascaded plu-
rality of bump circuits; 
generating an output from the cascaded plurality of 
bump circuits corresponding to a product of compari-
sons of the input vectors and the template vectors; 
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wherein an output of at least one bump circuit is tied 
to a bias input of a subsequent stage bump circuit. 
16. The method of information classification of claim 15, 
wherein the output from the cascaded plurality of bump cir-
cuits is at least partially dependent upon the difference in the 
variance of the input vectors and the variance of the template 
vectors. 
17. The method of information classification of claim 15, 
wherein the output from the cascaded plurality of bump cir-
cuits at least partially dependent upon the difference between 10 
the mean of the input vectors and the mean of the template 
vectors. 
18. The method of information classification of claim 15, 
wherein the output from the cascaded plurality of bump cir-
cuits at least partially dependent upon the difference between 15 
the maximum likelihood of the input vectors and the maxi-
mum likelihood of the template vectors. 
19. The method of information classification of claim 15, 
further comprising the steps of performing unsupervised 
learning to determine the appropriate template vectors based 20 
on the input vectors and adjusting the variance of the template 
vectors based upon the unsupervised learning. 
20. The method of information classification of claim 15, 
further comprising the step of delivering the output from the 
cascaded plurality of bump circuits to a winner-take-all cir- 25 
cuit. 
* * * * * 
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